

# **Real-Time Graphics Architecture**

**Kurt Akeley**

**Pat Hanrahan**

<http://www.graphics.stanford.edu/courses/cs448a-01-fall>

## **Parallelism and Communication**

**with help from  
Matthew Eldridge**

## Topics

---

1. Why scalability?
2. Types of parallelism
3. Communication patterns and requirements
4. Sorting classification for parallel rendering
5. Case studies
  - Sort-middle interleaved: SGI
  - Sort-middle tiled: Pixel-Planes 5
  - Sort-last image composition: PixelFlow
  - Sort-last fragment: Denali
  - Sort-first: Chromium

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Readings

---

### Required

1. S. Molnar, M. Cox, D. Ellsworth, H. Fuchs, A sorting classification of parallel rendering
2. Fuchs et al., A heterogenous multiprocessor graphics system using processor-enhanced memories (PP5).
3. Eyles et al., PixelFlow: The Realization

### Recommended

1. F. I. Parke, Simulation and expected performance analysis of multiple processor z-buffer systems
2. H. Fuchs, Distributing a visible surface algorithm over multiple processors

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Parallelism and Communication

---

### Parallelism

- Design a single component (either a single stage or a complete graphics pipeline) and replicate it to increase performance

### Communication

- Connects components, allowing parallel work to be load balanced


### Dependencies and ordering

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Scaling Performance

---



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Sources of Parallelism

---

### Task parallelism

- Graphics pipeline

### Data parallelism


- Frame-parallel
- Image-parallel
- Object(Geometry)-parallel

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Geometry Parallelism (SGI)


---



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001


## Raster/Fragment Processors (SGI)



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Communication Requirements



CS448 Lecture 9


Kurt Akeley, Pat Hanrahan, Fall 2001

## Ordering

---

### Data dependencies

- Graphics state
- Framebuffer operations
  - Painter's algorithm
- Write to texture
  - Render/Copy/Render
- Readback



```
glBegin (GL_POLYGON) ;  
glColor (RED) ;  
glVertex3i (0,0,0) ;  
glColor (BLUE) ;  
glVertex3i (1,0,0) ;  
glColor (BLUE) ;  
glVertex3i (0,1,0) ;  
glEnd ()
```


## Communication Taxonomy

---

- **Sorting:**            Object → Image
  - I. E. Sutherland, R. F. Sproull, R. A. Schumacher, A  
characterization of ten hidden surface  
algorithms
  - Classified by order of x, y, z radix sorts
- **Distribution:**    Object → Object
- **Routing:**        Image → Image
- **Texturing:**     Image → Texture

## Sorting Taxonomy

---



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

**Sort-Middle**

## Image-Space Work Distribution



Parke - Tiled




Fuchs - Interleaved

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Sort-Middle Interleaved




*SGI Graphics Workstations: RealityEngine, InfiniteReality*

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001




# SGI RealityEngine



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

# Sort-Middle Tiled



UNC PixelPlanes, Stanford Argus  
CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

# UNC Pixel-Planes4 (1986)

<http://www.cs.unc.edu/~pxpl/>




Fig. 1: Conceptual design of an 8x8 Pixel-Planes chip.

Logic-enhanced memory  
 Tree of 1-bit adders  
 Compute linear expression

$$Ax+By+C$$

Cycle:

Write (A,B,C) to "memory"


Writes 512x512 cells

SIMD compute surface

Efficiency?

# Footprint processors

Footprint processors




Area(tri):Area(bbox):

On average ~ 1/6

Average number of pixels  
 inside a tile?

## UNC Pixel-Planes5 (1990)



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Pixel-Planes 5 Rendering Algorithm

1. Sort primitives into tiles
2. Renderers request tiles from central server
  - Rasterize triangles in tile
  - Send completed tile to FB


### Comments

- Excellent dynamic load balancing
- Extra pass adds one frame of latency
- Must demarcate end-of-frame
- State management difficult in 2-pass algorithms
  - e.g. copy to texture in the middle of rendering
- No longer a stream processors (intermediate memory)

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

# The Overlap Factor



## Molnar-Eyles Formula

3 cases

$$4 \times \frac{4(w/2)(h/2)}{WH}$$

$$2 \times \frac{2(w/2)(H-h) + 2(h/2)(W-w)}{WH}$$


$$1 \times \frac{(W-w)(H-h)}{WH}$$

$$\text{Total } O = \left( \frac{H+h}{H} \right) \left( \frac{W+w}{W} \right)$$

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001


# The Overlap Factor



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Rasterization Cost




- Large tiles  
Few tasks, greater variation in work  
→ bad load balance
- Medium tiles  
More tasks, low overlap  
→ good load balance
- Small tiles  
High overlap/more redundancy  
→ best load balance but redundant work

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Sort-Last


## Z-Composition



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Sort-Last Image Composition



UNC/HP PixelFlow, Aizu VC-1, Stanford Lightning-2

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

# UNC Pixel Flow




Figure 1: Typical PixelFlow System.

From J. Poulton, J. Eyles, S. Molnar, H. Fuchs,  
Pixel Flow: The Realization

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001




Figure 4: PixelFlow Flow Unit with CPUs and IO/Video adapter.





Figure 6: Functional diagram of Processing Element.


## Sort-Last Fragment



Kubota Denali, E&S Freedom 3000  
CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Kubota Denali (1993)



Denali Technical Overview 1.0  
Kubota Pacific Computer, 1993


CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001



# Sort-First

## Sort-First




Princeton Display Wall, Stanford WireGL

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001


## Sort-First



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Ring Parallelism




3DLABs

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Sort-Everywhere: Pomegranate



CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Architecture Comparison

	Sort-First	Sort-Middle Tiled	Sort-Middle Interleaved	Sort-Last Fragment	Sort-Last Image Comp.	Pomegranate
Rasterization balanced	✗	✗	✓	✗	✗	✓
Scalable communication	✓	✓	✗	✓	✓	✓
Temporal load balance	✗	✗	✓	✓	✓	✓
Ordered	✓	✓	✓	✓	✗	✓

CS448 Lecture 9

Kurt Akeley, Pat Hanrahan, Fall 2001

## Trends and Predictions

---

### Task- vs. Data-parallelism

Full cycle? Data parallel better long-term?

Billion transistor chips

### Limits of scalability

Small to medium scale systems perform well, large?

Parallel API necessary to get over host bottleneck

### Texture "sorting"

Texture communication is now dominant

Texture-centric architectures?